Protocol

PCI Express

PCIe

Lab ready Full lab

PCI Express — packetized serial I/O with lanes, LTSSM link training, and TLP/DLLP layers. Gen5/Gen6 rates and retimers define reach; ACS and IOMMU settings affect peer-to-peer GPU/NIC paths. Almost every accelerator and NVMe device hangs off a root complex somewhere.

Tags

tlplanesltssmroot-complex

Sources

  • PCI Express Base Specification

Related protocols

NVMe

Lab ready

NVM Express — PCIe register and queue interface for SSDs with submission/completion queues, PRP/SGL data pointers, and admin commands. Pa…

storageai

CXL

Lab ready

Compute Express Link — a cache-coherent interconnect riding PCIe PHY for memory expanders and accelerators. .io, .cache, and .mem protoco…

aistorage

NVLink

Lab ready

NVIDIA high-bandwidth GPU interconnect for peer-to-peer and coherent-ish memory traffic inside a node or NVSwitch domain. Generations dif…

ai

USB 2.0

Lab ready

Host-centric shared bus with control, bulk, interrupt, and isochronous transfers at low/full/high speed. Device identity lives in descrip…

embedded