Protocol

SPI

Serial Peripheral Interface

Lab ready Full lab

Full-duplex synchronous bus with SCLK, MOSI, MISO, and per-device chip select. Mode is defined by CPOL/CPHA (or mode 0–3); there is no standard framing beyond shifting bits on agreed edges.

Domains

Tags

synchronouscpolcphafull-duplexcs

Sources

  • Motorola SPI / common MCU RM chapters
  • JEDEC flash command sets (for QSPI context)

Related protocols

QSPI

Lab ready

SPI variant with 1/2/4 IO lines for flash and peripherals. Address/command phases and dummy cycles dominate throughput; mode and DDR opti…

embedded

I²C

Lab ready

Two-wire multi-master bus (SCL/SDA) with open-drain wired-AND, 7/10-bit addressing, and ACK bits after every byte. Start/stop conditions …

embedded

SDIO

Lab ready

SD card command/response/data protocol extended so non-memory functions (Wi-Fi, GPS, Bluetooth) enumerate as SDIO devices. CMD/DAT lines,…

embeddedstorage

UART / RS-232

Lab ready

Asynchronous character framing with start bit, 5–9 data bits, optional parity, and one or two stop bits. RS-232 defines voltage levels an…

embeddedindustrial